SLGP Header

Low Power Design of Johnson Counter Using DDFF Featuring Dual Mode Logic

IJCSEC Front Page

Abstract
Reducing power consumption in very large scale integrated circuits (VLSI) design has become an interesting research area. A new dual dynamic node hybrid flip-flop (DDFF) and a novel embedded logic module (DDFF-ELM) based on DDFF are introduced here. Both of them eliminate the drawbacks of existing high performance flip-flop designs. The proposed design mainly reduces the power consumption by eliminating the large capacitance present in the pre-charge node of several existing flip-flop designs by separately driving the output pull-up and pull-down transistors by following split dynamic node structure. This reduces the power up to 40% compared to conventional architectures of flip-flops. The DDFF and DDFF-ELM are compared with other state of the art designs by implementing a Johnson up-down counter. The DML is introduced in Johnson counter improve the speed performance by allowing the system to switch between static and dynamic modes of operation according to its requirements.
Key Terms: VLSI, flip flops, power dissipation, split dynamic nodes, DDFF-ELM, DML
I.Introduction
Over the past decade, power consumption of VLSI chips has been continuously increasing. The need for low-power design is becoming a vital parameter in high-performance digital systems. There are numerous techniques being encountered for the design of low power VLSI circuits. Low power has made an important note that power dissipation has a consideration on performance and area. Static power and Dynamic power being the main components determining the power consumption in CMOS circuits[6]. In synchronous systems, high speed has been obtained using advanced pipelining techniques. In modern pipelined architectures, high speed demands a lower pipeline overhead. The overhead is the latency related with the pipeline elements, such as the flip-flops and latches. The design methodology and area and timing requirements determine the choice of latches and flip-flops[8]. Latches and flip-flips can be static or dynamic. A dynamic latch or flip-flop loses its content as time increases, while a static one retains its content regardless of elapse time. In the past few decades, lot of work has been done to improve the performance of the flip-flops. The flip-flops considered for analysis are PowerPC 603, Hybrid-Latch flip-flop (HLFF), Semi-dynamic flip-flop (SDFF), Conditional pre charge flip-flop (CPFF),conditional data mapping flip-flop (CDMFF) and Cross charge control flip-flop (XCFF). The main trade-offs of any flip-flop are very important for a design engineer when designing a circuit or for a tool that automates the process of design.
The DDFF offers a power reduction of up to 37% and 30% compared to the conventional flip-flops at 25% and 50% data activities, respectively. The aim of the DDFF-ELM is to reduce pipeline overhead. It presents an area, power, and speed efficient method to incorporate complex logic functions into the flip-flop. The performance comparisons made in a 90 nm UMC process show a power reduction of 27% compared to the Semi dynamic flip-flop, with no degradation in speed performance. The leakage power and process-voltage-temperature variations of various designs are studied in detail and are compared with the proposed designs. Also, DDFF and DDFF-ELM are compared with other state-of-the-art designs by implementing a 4-b synchronous counter and a 4-b Johnson up-down counter. The performance improvements indicate that the proposed designs are well suited for modern high-performance designs where power dissipation and latching overhead are of major concern.

References:

  1. K. Absel, L. Manuel, and R. K. Kavitha, “Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic”, in IEEE Transactions on VLSI systems, Vol. 21, no. 9, September 2013,pp. 1693-1704
  2. K. Ramesh, K. S. Kumar and S. Jagadeesh, “Analysis of Dual Dynamic node Flip-Flop with Embedded Logic module on Tanner”, in IJARECE Volume 3, Issue 9, September 2014,pp.1186-1192
  3. K. Jindal, Renu and V.K.Pandey, “Design of Conditional Data Mapping Flip-Flop for Low Power Applications”, in (IJISME) ISSN: 2319-6386, Volume-1, Issue-5, April 2013,pp.72-75
  4. N. Nedovic and V. G. Oklobdzija, “Hybrid latch flip-flop with improved power efficiency,” in Proc. Symp. Integr. Circuits Syst. Design, 2000, pp. 211–215.
  5. Ahmed Sayed and Hussain Al-Asaad , 2011, “Low- Power Flip-Flops: Survey, Comparative Evaluation and a New Design” , IACSIT International Journal of Engineering and Technology, Vol.3, No.3.
  6. Ismail.S.M and Islam.F.T.,2012, “Low power design of Johnson Counter using clock gating”, InternationalConference on Computer and Information Technology (ICCIT), pp 510-517
  7. Itamer Levi and Alexander Fish, 2013, “Dual Mode Logic Design for energy efficiency and high performance”, IEEE Access.
  8. Albert Ma and KrsteAsanovi´c “A Double-Pulsed Set-Conditional Reset Flip-Flop”, MIT Laboratory for Computer Science
  9. B.-S. Kong, S.-S.Kim and Y.-H. Jun, ―Conditional-capture flip-flop for statistical power reduction,‖ IEEE J. Solid-State Circuits,vol. 36, no. , pp. 1263–1271, Aug. 2001.
  10. N. Nedovic, M. Aleksic, and V. G. Oklobdzija, ―Conditional pre-charge techniques for power-efficient dual-edge clocking,‖inProc. Int. Symp. Low-Power Electron. Design, 2002, pp. 56–59.
  11. P. Zhao, T. K. Darwish, and M. A. Bayoumi, ―High-performance and low-power conditional discharge flip-flop,‖ IEEE Trans.Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 477–484, May 2004.
  12. C. K. Teh, M. Hamada, T. Fujita, H. Hara, N. Ikumi, and Y. Oowaki, ―Conditional data mapping flip-flops for low-power and high performance systems,‖ IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1379–1383, Dec. 2006.
  13. S. H. Rasouli, A. Khademzadeh, A. Afzali-Kusha, and M. Nourani, ―Low-power single- and double-edge-triggered flip-flops for high-speed pplications,‖ Proc. Inst. Elect. Eng. Circuits Devices Syst., vol. 152, no. 2, pp. 118–122, Apr. 2005.
  14. M.Jagadeesh Kumar 1, Dr. R Ramana Reddy, “Design of New Low Power –Area Efficient Static Flip-Flops”, IJCSIT) International Journal of Computer Science and Information Technologies, Vol. 5 (6) , 2014, 7609-7613
  15. F. Klass, “Semi-dynamic and dynamic flip-flops with embedded logic,” in Proc. Symp. VLSI Circuits Dig. Tech. Papers, Honolulu, HI, Jun. 1998, pp. 108–109.